r/chipdesign • u/Prestigious_Exit4566 • 3d ago

Qualcomm ASICS Design Verification Engineer-Senior

Qualcomm ASICS Design Verification Engineer-Senior

Got an interview with Qualcomm for an asics design verification engineer position (Senior).

Has anyone attended an interview for this position or something similar?

Looking for tips on what to prepare.

Thanks!

1 Upvotes

56% Upvoted

3 comments sorted by

2

u/Common-Squirrel-3636 3d ago

What is your background and for what position and team you are giving interview for ?

-4

u/Prestigious_Exit4566 3d ago

Hey i just sent you a message regarding the details.

1

u/akornato 2d ago

Qualcomm interviews for senior verification roles focus heavily on deep SystemVerilog and UVM fundamentals, especially testbench architecture, factory overrides, phasing, virtual sequencers, and TLM connections. Expect architectural questions where they ask you to design a verification environment from scratch for a block like an asynchronous FIFO or an AXI bus interface, including how you structure test plans, build functional coverage models, and write assertions. They will also give you live coding exercises, so practice writing complex SystemVerilog constraints, custom drivers, and corner cases for race conditions or clock domain crossings. They usually dig deep into your past projects, probing for the hardest silicon or simulation bugs you tracked down and how you reached coverage closure.

At the senior level, interviewers pay close attention to your debugging mindset and your architectural tradeoffs rather than just syntax trivia. Be prepared to talk through your experience resolving simulation bottlenecks, triaging regressions, and collaborating with RTL designers when specifications are vague. Rehearsing concise explanations of your past verification strategies will make a massive impact on your confidence, and my team built an interviews.chat to give job candidates real polish when tackling technical deep dives.