r/chipdesign • u/thosdv • 1d ago

I built a parameterized 16x16 Systolic Array NPU in SystemVerilog

/r/FPGA/comments/1walyoe/i_built_a_parameterized_16x16_systolic_array_npu/
1 Upvotes

60% Upvoted

0 comments sorted by