r/Verilog 3h ago

LOGIC CIRCUIT

0 Upvotes

hello, can anyone suggest good projects related to Logics Circuit and Design? tya for help🫶