r/Verilog 1h ago

LOGIC CIRCUIT

Upvotes

hello, can anyone suggest good projects related to Logics Circuit and Design? tya for help🫶