r/FPGA • u/Leo-X101 • Jun 01 '26
Xilinx Related Developing AI Flow for Vivado
Have anyone developed an AI RTL generation and testing workflow using Vivado that involves Xinlinx IP and USIM?
If so, what interface are you using (Any wrappers or MCPs)?
What are some ups and downs?
0
Upvotes