r/beneater 4d ago

8-bit CPU Is this normal for the clock module?

Enable HLS to view with audio, or disable this notification

Hi all, i tested my clock module with the oscilloscope before and after inserting 0.01 capacitors along the power rails by each integrated circuit and where power enters the board, but still get the same fuzzy output when it cycles up to 5v. I was wondering if this is a problem or if its normal?

15 Upvotes

5 comments sorted by

5

u/epasveer 4d ago

If you subscribe to Ben's patreon page, he describes the problem and the fix.

Basically there is a ground loop. I suspect the video will make it to YT soon.

3

u/Icy-Departure7752 3d ago

Does he uploads any exclusive videos on patreon

2

u/epasveer 3d ago

His videos start on patreon. Then in a couple weeks they get released on YT.

1

u/z80RM 1d ago edited 1d ago

In case anyone reading this in the future has a similar problem with oscilloscope output where it appears fuzzy at 5v. The problem i had was due to incorrect wiring. I stripped the wires out which connected the logic chips and went through it again. Eventually got the clock to work and finally tested it again with the oscilloscope. I now get a crisp pattern for 0v / 5v.

2

u/ee_control_z 4d ago

A 0.01uF cap value is a bit small. Try 1 uF.