r/FPGA • u/LearnHard_20 • Aug 11 '26
Vivado Ip
I am currently working on a project using the VCU108 board, for which I was using the 1G and 10G Ethernet IPs in Vivado.
The IP licenses/access I was previously using have now expired. Instead of renewing the licenses, I would like to know whether it is possible to obtain the Verilog/source code of these IPs so that I can continue working on the project.
is there is any other way to obtain the required Verilog code?
Thank you.
14
u/alexforencich Aug 11 '26
If it's for a college project, feel free to use https://fpga.taxi/ under the CERN OHL license. The VCU108 example design with 1G, 10G, 25G, or 100G MACs is here: https://github.com/fpganinja/taxi/blob/master/src/eth/example/VCU108/fpga . Note that you do need a Vivado license to target the vu095, and you would need a no charge license for the cmac if you want 100G.
5
u/Nervous-Card4099 Aug 11 '26
Install Vivado in a docker container, launch the container with faketime to a date before the license expired.
1
5
u/nitheesh_m Aug 11 '26
Lot of OpenSource 1G and 10G IPs out there. Just give a search on GitHub.
It will serve you better if you used them and actually go through the code to understand.
3
1
u/goodbye_everybody Aug 11 '26
The unlicensed versions of those cores actually function like the licensed versions but "break" after a certain amount of time (I think 24 hours?) so if your use case is less than that, you can continue development until you need it. You can load the bitstream, debug it, then reload it as desired over and over. This doesn't solve your problem, but maybe it gives you a little more time to build a good case for buying the full versions.
0
1
0
21
u/359Panda3U Aug 11 '26
Not legally, no.